
2
Functional Block Diagram
Typical Application Schematic
VDC
VIN+
VIN-
BIAS
4-BIT
FLASH
+
-
4-BIT
DAC
4-BIT
FLASH
STAGE 4
STAGE 3
STAGE 1
AVCC
AGND
DVCC1
DGND1
DIG
ITA
L
DELAY
D11 (MSB)
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0 (LSB)
4-BIT
FLASH
+
-
4-BIT
DAC
AND
DIGITAL
ERRO
R
CORRECTION
CLOCK
REF
DVCC2
DGND2
VROUT
CLK
VRIN
∑
X8
S/H
∑
VRIN (12)
HI5805
VROUT (11)
VIN- (9)
CLK (1)
DGND1 (5)
DGND2 (21)
DGND1 (3)
AGND (13)
(14) AVCC
(22) DVCC2
(17) D9
(18) D8
(19) D7
(20) D6
(23) D5
(24) D4
(25) D3
(26) D2
(27) D1
(LSB) (28) D0
AS CLOSE TO PART AS POSSIBLE
10
F AND 0.1F CAPS ARE PLACED
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
BNC
CLOCK
VIN+
0.1
F
10
F
0.1
F10F
+
AGND (7)
VIN+ (8)
VIN-
DGND
AGND
(2) DVCC1
(4) DVCC1
VDC (10)
(16) D10
D10
(MSB) (15) D11
D11
(6) AVCC
+5V
HI5805